

## International Journal of Research and Applications

ISSN (online): 2349-0020

http://www.ijraonline.com/

### Research Article



### Low Power Multiplier to Reduce Switching Activities Using Bypassing Technique

A Deepthi 1, T Santhosh Kumar 2 and Dr. P Bhaskar Reddy 3

# Corresponding Author: icetet 2014@yahoo.com

### DOI:

http://dx.doi.org/ 10.17812/IJRA.1.3(25)2014

### Manuscript:

Received: 15<sup>th</sup> Sep, 2014 Accepted: 22<sup>nd</sup> Sep, 2014 Published: 30<sup>th</sup> Sep, 2014

### **ABSTRACT**

Multipliers and adders are the basic circuits required for implementing any Arithmetic and logic functions in VLSI. Many of the real-time applications like the arithmetic operations in Microprocessor, the filter designing in Signal processing require the multipliers. As the multipliers play a major role in the VLSI designing the power consumption related to them is a parameter to be thought of. To achieve such power reduction, modifications are made to conventional multiplier architecture and low power multiplier architecture is proposed using a technique called bypassing in this work. This proposed architecture removes the unnecessary switching activities responsible for consumption and also eliminates unnecessary iteration done in the conventional multiplier whenever a zero is encountered in the multiplier.

**Keywords:** low power, multiplier, shift-and-add, ring counter, feeder.

<sup>123</sup> Department of ECE, MLR Institute of Technology, Dundigal, Hyderabad, India

IJRA - Year of 2014 Transactions:

Month: July-September

Volume – 1, Issue – 3, Page No's: 115-119

Subject Stream: Electronics

Paper Communication: Through Conference of ICETET-2014

Paper Reference Id: IJRA-2014: 1(3)115-119