



Research Article



Design and implementation of online BIST for different word sizes of memories

Ch. Priyanka ¹ and S. Swathi ²

Corresponding Author:

priya.rdy227@gmail.com

DOI:

<http://dx.doi.org/>

10.17812/IJRA.1.4(28)2014

Manuscript:

Received: 27th Oct, 2014

Accepted: 20th Nov, 2014

Published: 1st Dec, 2014

ABSTRACT

Transparent BIST schemes for RAM modules assure the preservation of the memory contents during periodic

testing Symmetric Transparent Built-in Self-Test (BIST) schemes skip the signature prediction phase required in traditional transparent BIST. Achieving considerable reduction in test time. Previous works or symmetric transparent BIST schemes require that a separate BIST module is utilized for each RAM under test. This approach, given the large number of memories available in current chips, increase the hardware overhead of the BIST circuitry. In this work we propose a Symmetric transparent BIST scheme that can be utilized to test RAMs. For 5 different word widths hence, more than one RAMs can be tested in a roving manner. The hardware overhead of the proposed scheme is considerably smaller compared to the utilization of previously proposed symmetric transparent schemes.

Keywords: Built-In Self-Test (BIST), Built-In Address-Analysis (BIAA), SRAM, BISR

¹M.Tech (Pursuing) and ² Assistant Professor

¹²Department of ECE, Vaagdevi College of Engineering (Autonomous),

Affiliated to Jawarlal Nehru Technological University, Bollikuntla, Warangal - 506 005.

IJRA - Year of 2014 Transactions:

Month: October - December

Volume – 1, Issue – 4, Page No's: 137-143

Subject Stream: Electronics

Paper Communication: Author Direct

Paper Reference Id: IJRA-2014: 1(4)137-143