



Research Article



CLAA, CSLA and PPA based Shift and Add Multiplier for General Purpose Processor

A. Sowjanya ¹ and R. Mahalaxmi ²

Corresponding Author:

sowji.sowjanya045@gmail.com

DOI:

<http://dx.doi.org/>

10.17812/IJRA.1.4(29)2014

Manuscript:

Received: 6th Nov, 2014

Accepted: 25th Nov, 2014

Published: 1st Dec, 2014

ABSTRACT

This project deals with the comparison of the VLSI design of the carry look-ahead adder (CLAA) based 32-bit unsigned integer multiplier and the VLSI design of the carry select adder (CSLA) based 32-bit unsigned integer multiplier. Both the VLSI design of multiplier multiplies two 32-bit unsigned integer values and gives a product term of 64-bit values. The CLAA based multiplier and CSLA based multiplier uses nearly the same delay time for multiplication operation. But the area needed for CSLA multiplier is less by the CLLA based multiplier to complete the multiplication operation. PPA is used to increase the speed then CSLA and CLAA.

Keywords: CLAA, CSLA, PPA, Delay, Area, Array Multiplier, VHDL Modeling & Simulation.

¹M.Tech (Pursuing) and ² Assistant Professor

¹²Department of ECE, Malla Reddy engineering college for Women,
Affiliated to Jawarlal Nehru Technological University, Dhulapally, Secunderabad - 506 014.

IJRA - Year of 2014 Transactions:

Month: October - December

Volume – 1, Issue – 4, Page No's: 144-148

Subject Stream: Electronics

Paper Communication: Author Direct

Paper Reference Id: IJRA-2014: 1(4)144-148